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release. Experimental and simulation results confirm that the 
shrinkage is higher in case of PDPI 4110 (CTE= 35ppm/C, 
linear shrinkage 1%) than the standard PI 2611 (CTE= 
3ppm/C, linear shrinkage 0.2%). This implies for fabricating, 
these packages on glass carriers of higher dimension, e.g., 4” 
square or 6” square can lead to a total linear shrinkage of ~ 1 
mm and ~ 1.5 mm, respectively. And this value is too high for 
the subsequent processes in 3D- integration technology in 
which mechanical and optical alignment are the most crucial 
steps. Additionally, this adds another risk of chip cracking 
after fabricating it in large area (4”, 6”, or higher). Due to 
high CTE mismatch between this PDPI and the carrier 
material (0.7mm thick glass, CTE= 8.7ppm/C), sometimes the 
entire 4” carrier with PDPI based UTCP on it warps in the 
direction of the package build-up. This makes it difficult to 
handle large samples in subsequent production processes, e.g, 
during mask alignment for via structuring. 
 
Modified Process Flow for multiple Flat-UTCP 
By considering all the above said process related 
issues, fabricating PDPI 4110 based multiple Flat UTCPs in 
large area is possible, if this stress due to high CTE difference 
between carrier and PI can be minimized. To achieve a better 
result, the large area multiple packages can be divided into 
pseudo-small islands of single packages during the PI 
processing phase by introduction of stress release grooves in 
the PDPI layers.  
An experiment has been designed to produce 4 flat-
UTCPs on a 2” carrier embedding 20µm thick EEPROM 
memory dies. In this new process, a thin metal pattern of TiW 
(50nm) is processed on the glass carrier which has both 
alignment layer for precise placement of chips and stress 
release patterns for polyimide processing. This pattern 
contains horizontal and vertical lines of width 100µm with a 
separation of 1.5mm which can be printed on both the 
flattening layer PI and/ or top covering layer of PI by back 
side illumination of UV through the glass carrier (Step3, Fig. 
4).  The mask design for this alignment layer can be visualised 
in Fig. 6. 
 
 
This design has been realized in placing 4 chips on 
the base PI spinned and cured on a 2” glass carrier containing 
this alignment pattern, following the basic process flow [6-7]. 
For chip bonding on the substrate, BCB 3022-46 was used as 
adhesive material which was spun on the PI at 500 rpm for 
10” ensuring uniform spreading, followed by 3000 rpm for 
30” to get a thickness of ~3 µm and soft baked on a hot plate 
at 100°C for 1 min in clean room atmosphere. The 20µm thick 
EEPROM memory dies are picked, aligned and placed by 
Tresky Bonder with 10 µm alignment accuracy.  
 
 
Furthermore, instead of making 4 separate mask 
designs for 4 different metal layouts on the chip package, a 
single design is made containing 4 orthogonally rotated 
layouts on the same mask (Fig. 8).  
 
 
The schematic cross-section of the multi-UTCPs 
with stress release grooves is shown in Fig. 9.  This contains 
stress release grooves of width ~100 µm and depth ~30 µm if 
it is patterned on both top and fattening layer of PI. The layer 




Figure 6. Design made for precise placement of 4 chips 
and stress release grooves on PI of width 100µm  
Figure 7. Orthogonally rotated 4 chips placed precisely 
on semi-transparent PDPI 4110 base layer looking 





Figure 8. Design with 4 different layouts for metal 
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